OpendTect-6_4  6.4
VolProc::Step Member List

This is the complete list of members for VolProc::Step, including all inherited members.

areSamplesIndependent() const VolProc::Stepinlinevirtual
BinIDWiseTask classVolProc::Stepfriend
canHandle2D() const VolProc::Stepinlinevirtual
canInputAndOutputBeSame() const VolProc::Stepinlinevirtual
Chain classVolProc::Stepfriend
chain_VolProc::Stepprotected
ChainExecutor classVolProc::Stepfriend
computeBinID(const BinID &, int threadid)VolProc::Stepinlineprotectedvirtual
createTask()VolProc::Stepvirtual
createTaskWithProgMeter(ProgressMeter *)VolProc::Stepvirtual
cUndefID()VolProc::Stepinlinestatic
cUndefSlotID()VolProc::Stepinlinestatic
enableOutput(OutputSlotID)VolProc::Step
errMsg() const VolProc::Stepinlinevirtual
errmsg_VolProc::Stepprotected
extraMemoryUsage(OutputSlotID, const TrcKeySampling &, const StepInterval< int > &) const VolProc::Stepinlineprotectedvirtual
extraMemoryUsage(OutputSlotID, const TrcKeyZSampling &) const VolProc::Stepprivate
fillPar(IOPar &) const VolProc::Stepvirtual
getBaseMemoryUsage(const TrcKeyZSampling &)VolProc::Stepprivatestatic
getBaseMemoryUsage(const TrcKeySampling &, const StepInterval< int > &)VolProc::Stepstatic
getChain()VolProc::Step
getChain() const VolProc::Step
getComponentMemory(const TrcKeySampling &, bool input) const VolProc::Stepprotected
getComponentMemory(const TrcKeyZSampling &, bool input) const VolProc::Stepprivate
getID() const VolProc::Stepinline
getInput(InputSlotID) const VolProc::Step
getInputHRg(const TrcKeySampling &) const VolProc::Stepvirtual
getInputSampling(const TrcKeyZSampling &) const VolProc::Step
getInputSlotID(int idx) const VolProc::Stepvirtual
getInputSlotName(InputSlotID, BufferString &) const VolProc::Stepvirtual
getInputZRg(const StepInterval< int > &) const VolProc::Stepvirtual
getInputZRgWithGeom(const StepInterval< int > &, Survey::Geometry::ID) const VolProc::Stepvirtual
getInputZSamp(const StepInterval< float > &) const VolProc::Stepprivate
getNrInputComponents(InputSlotID) const VolProc::Stepprotected
getNrInputs() const VolProc::Stepvirtual
getNrOutComponents() const VolProc::Stepprotected
getNrOutputs() const VolProc::Stepinlinevirtual
getOuputMemSize(int) const VolProc::Stepvirtual
getOutput(OutputSlotID) const VolProc::Step
getOutput(OutputSlotID)VolProc::Step
getOutput() const VolProc::Stepinline
getOutput()VolProc::Stepinline
getOutputIdx(OutputSlotID) const VolProc::Step
getOutputSlotID(int idx) const VolProc::Stepvirtual
getProcTimeExtraMemory() const VolProc::Stepinlinevirtual
getVelDesc() const VolProc::Stepinlinevirtual
getZSampling() const VolProc::Stepprotected
ID typedefVolProc::Step
id_VolProc::Stepprotected
inputs_VolProc::Stepprotected
InputSlotID typedefVolProc::Step
inputslotids_VolProc::Stepprotected
isInputPrevStep() const VolProc::Stepinlinevirtual
mDefineFactoryInClass(Step, factory)VolProc::Step
needReportProgress()VolProc::Stepinlinevirtual
needsFullVolume() const VolProc::Stepinlinevirtual
needsInput() const =0VolProc::Steppure virtual
output_VolProc::Stepprivate
OutputSlotID typedefVolProc::Step
outputslotids_VolProc::Stepprotected
prefersBinIDWise() const VolProc::Stepinlineprotectedvirtual
prepareComp(int nrthreads)VolProc::Stepinlineprotectedvirtual
releaseData()VolProc::Stepvirtual
resetInput()VolProc::Step
setChain(Chain &)VolProc::Stepprivate
setHStep(const BinID &)VolProc::Stepprotected
setInpNrComps(InputSlotID, int)VolProc::Stepprotected
setInput(InputSlotID, const RegularSeisDataPack *)VolProc::Stepvirtual
setOutput(OutputSlotID, RegularSeisDataPack *, const TrcKeySampling &, const StepInterval< int > &)VolProc::Stepvirtual
setOutputNrComps(int)VolProc::Stepprotected
setUserName(const char *nm)VolProc::Stepvirtual
setVStep(int)VolProc::Stepprotected
Step()VolProc::Stepprotected
tks_VolProc::Stepprotected
usePar(const IOPar &)VolProc::Stepvirtual
userName() const VolProc::Stepvirtual
username_VolProc::Stepprotected
validInputSlotID(InputSlotID) const VolProc::Step
validOutputSlotID(OutputSlotID) const VolProc::Step
zrg_VolProc::Stepprotected
~Step()VolProc::Stepvirtual

Generated at for the OpendTect seismic interpretation project. Copyright (C): dGB Beheer B. V. 2019